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is71 ABSTRACT 
Failure detection and substitution of a spare module is 
provided in a system having a plurality of phase stag- 
gered modules connected in parallel to deliver regu- 
lated voltage from an unregulated source. Phase control 
signals applied to the active converter modules are 
applied to the spare module through NOR gates asso- 
ciated with and disabled by the power output of respec- 
tive active modules such that failure of any one enables 
its phase control signal to be applied to the spare mod- 
ule, thus controlling the spare module to operate in the 
phase position of the failed module. A NAND gate 
detects when any one active module fails and enables a 
gate in the spare module, thus activating the spare mod- 
ule. 
11 Claims, 6 Drawing Figures 
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PHASE SUBSTITUTION OF SPARE CONVERTER 
FOR A FAILED ONE OF PARALLEL PHASE 
STAGGERED CONVERTERS 
ORIGIN OF THE INVENTION 
The invention described herein was made in the per- 
formance of work under a NASA contract and is sub- 
ject to the provisions of Section 305 of the National 
Aeronautics and Space Act of 1958, Public Law 85-568 10 
(72 Stat. 435; 42 USC 2457). 
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BACKGROUND O F  THE INVENTION 
This invention relates to phase-staggered power con- 
verters connected in parallel to a load, and more partic- l5 
ularly to apparatus for sensing the failure of an active 
converter module and automatically substituting a 
standby converter module in proper phase sequence. 
Electrical power systems used in satellites, and other 
~ong-~ife electrical apparatus of a similar nature employ 2o 
converters for conditioning the output of a DC power 
source. For satellites the power source is typically com- 
prised of solar cell arrays, but for other applications, 
such as deep ocean buoys, the power source may be 
battery cells. 
Reliability of operation throughout the expected life 
of the apparatus, such as the life of a mission of a satel- 
lite, is essential. This can be provided insofar as the 
power supply is concerned by utilizing small converter 3o 
modules operating in parallel. An attractive feature of 
25 
this approach is that new systems can be tailored to new 
requirements by simply changing the number of mod- 
ules without any need for developing new circuits. 
However, because of the high voltage input of typi- 
cally 400 volts, design of an input filter is a challenge 
since conventionally used filter capacitors are of the 
tantalum electrolytic type which are not reliable at such 
high voltages. The type of capacitor best suited for such 
applications is the metallized polycarbonate dielectric 
type, but such capacitors are available only in very slow 
capacitance valves. By using a staggered phase ap- 
proach, it is possible to increase the equivalent input 
current ripple frequency by a factor of four while simul- 
taneously decreasing the ripple amplitude of the current 
required from the input filter for the power stages. This 
makes it possible to use much smaller capacitors in the 
input filter. 
For the necessary reliability, one approach has been 
the provision of simple redundancy. A spare converter 
module is included with provision to switch to the spare 
in the event one of the converters on the line fails. The 
concept of substituting a standby power unit for one 
that has failed has been applied in many different ar- 
rangements representative of which are systems dis- 
closed in the following U.S. Pat. Nos.: 2,546,410; 
2,694,155; 3,193,705; 3,505,531 and 3,811,050. However, 
the power units in these systems are independent and do 
not involve phase-staggered units connected in parallel 
to a load such that substitution of a standby unit presents 
no real problem once the failure of a unit is detected. In 
the earliest U.S. Pat. No. 2,546,410, the system disclosed 
is for substituting a spare turbo-generator for a failed 
turbo-generator. There the independent units deliver 
power to buses at different frequencies so that it is nec- 
essary to adjust the frequency of the spare to the fre- 
quency of the unit for which the spare is being substi- 
tuted. However, that is a distinct problem from substi- 
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tuting a spare in a multiphased system of modules deliv- 
ering power to a common load. 
The advantages of phase-staggered converter mod- 
ules go beyond increasing reliability and the ability to 
use much smaller capacitors in the input filter. When a 
power converter fails in a system which does not phase- 
stagger the converters, there is an interruption of power 
while the spare is being switched. This interruption, 
even if only of short duration, creates surges and tran- 
sients which adversely affect operation of the load. This 
is of significance to space missions where the power 
demands continue to increase with each successive 
mission. Also, space missions of longer duration have 
increased the need for greater reliability. Interruption of 
power during the switching period is significantly re- 
duced by operating the converter modules supplying 
power to a common load in a multiphase or staggered 
sequence. However, since failure is unpredictable, i.e., 
random, substitution of the standby converter in proper 
phase presents a problem. If not substituted in proper 
phase, so that the multi-phase arrangement is not dis- 
turbed, the aforementioned advantages of the system 
are lost in that surges and transients are created that 
may adversely affect operation of the various electronic 
equipments of the space mission, and which may require 
larger filter capacitors. 
SUMMARY OF THE INVENTION 
In accordance with the present invention, failure 
detection and substitution of a spare converter module 
is provided in a system having a plurality of phase-stag- 
gered converter modules connected in parallel to de- 
liver power to a load. Staggered-phase control signals 
derived from a clock pulse source are applied to the 
converter modules to operate them in staggered phase. 
The power output of each active module is sensed to 
produce a signal indicative of the module operating. 
The individual phase control signals are coupled to a 
spare module by separate gating means disabled by the 
respective operating indication signals. Failure of any 
one converter module thus enables the phase control 
signal of that module to be applied to the spare module. 
In accordance with a further feature of the invention, a 
gate connected to receive the operating indication sig- 
nals of all of the primary phase-staggered modules de- 
tects when any one has failed. The output of that gate is 
applied to means for enabling the spare converter mod- 
ule to operate. To prevent operation of the spare con- 
verter module during initial startup upon activating the 
source of power, the enabling means is required to re- 
ceive a further signal derived from the source of power, 
upon its being activated, through delay means which 
inhibits the enabling means from being enabled until the 
primary phase-staggered modules have had time to 
reach steady operation. 
The novel features that are considered characteristic 
of this invention are set forth with particularity in the 
appended claims. The invention will best be understood 
from the following description when read in connection 
with the accompanying drawings. 
BRIEF DESCRIPTION OF THE DRAWINGS 
FIG. 1 is a block diagram of a system for detecting 
the failure of one of a plurality of phase-staggered con- 
verters and substituting a spare converter in the phase 
position of the failed module. 
FIG. 2 illustrates the manner in which phase timing 
signals are derived from a square waveform. 
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FIG. 3 is a schematic diagram of a pulse-width modu- 
FIG. 4 is a waveform diagram useful in understanding 
FIG. 5 is a schematic diagram of a failure detector 5 
FIG. 6 is a schematic diagram of a driver in the sys- 
failure of one converter and substituting the spare since 
failure is unpredictably random. The problem is inser- 
tion of the spare in proper phase sequence without dis- 
turbing the multiphase arrangement. 
Each of the normally active power converters 10A 
through 10D has a pulsewidth modulator of the config- 
uration shown in FIG. 3. A resistor 30 and capacitor 31 
connected to the inverting input terminal of a saturating 
differential amplifier 32 integrates the periodic input 
10 pulse from the clock and phase shifter just described DESCRIPTION OF PREFERRED 
with reference to FIG. 2 to provide a triangular wave- EMBODIMENTS 
Referring to FIG. 1, an exemplary arrangement of form signal as shown in FIG. 4. A resistor 33 couples 
four phase-staggered power converters 10A through the feedback signal from the error amplifier 20 (FIG. 1) 
10D is shown, with one spare (standby) power con- into the noninverting input terminal of the amplifier 32. 
verter 10E, for delivering regulated voltage from an 15 As the error increases, the duty cycle of the output 
unregulated power source 11 to a common load 12. A signal A, from the pulse width modulator thus increases 
clock and phase shifter 13, to be described with refer- to increase the power delivered to the load. Conversely, 
ence to FIG. 2, controls the converters in staggered as the error decreases, the power delivered to the load 
phase over lines A through D. decreases. This feedback control is active in each of the 
A failure detector and module substituter 14, to be 20 phase-staggered power converters. Since the duty pe- 
described with reference to FIG. 4, detects the failure riod of any power stage equals the interval between 
of any one converter over lines AA through DD and phase-staggered output pulses from the corresponding 
substitutes the spare converter 10E for the failed con- pulse width modulator, the result is an overlapping 
verter in phase with the operation of the failed unit as operation of the power stages. The ripple of each con- 
determined by its phase control signal in the corre- 25 verter is filtered by the output filter 19 for a smoother 
sponding one of the control lines A through B. DC output to the load. 
Each converter such as the converter 10A is com- The outputs AA through DD of the power stages in 
prised of a power stage 15 controlled by a pulse width the respective converters 10A through 10D, are con- 
modulator 16 through a driver 17. A single input filter nected to NOR gates GI  through G4, respectively, and 
18 delivers unregulated power to the power stages in 30 to a NAND gate G5 of the failure detector and module 
parallel. Each power stage is connected to the load substituter 14 shown in FIG. 5. Consequently, when all 
through its own output filter 19. The voltage, V,, deliv- converters are active, every input terminal of the gate 
ered to the load is compared to a reference voltage, V, G5 is high, thus holding its output low. The output of 
by an error amplifier 20 which transmits a feedback that NAND gate is connected to the gate 21 of the spare 
signal, K(Vo-V,) to the pulse width modulators. The 35 converter 10E (FIG. 1) to hold it off while all of the 
constant K is determined by the gain of the error ampli- signals AA through DD are high. At the same time, 
fier. This feedback controls the pulse width modulator each of the NOR gates is held off since the output of a 
to regulate the output voltage, V,, substantially equal to NOR gate is always low if any input is high. 
the reference voltage, V, in a manner to be described Since the output of each power stage is apt to be quite 
with reference to FIG. 3. The spare converter 21 differs 40 high, depending upon the application, the signal fed 
from the other converters only in that it includes a gate back to the gates of the failure detector and module 
21 controlled by the failure detector and module sub- substituter will require some conditioning, such as 
stituter 14 to enable its pulse/modulator to control its through a voltage dividing network, filter and limiter as 
power stage through its driver when it is substituted. shown in FIG. 5. For example, the signal AA at the 
Referring now to FIG. 2, the clock and phase shifter 45 output of the power stage 15 of the converter module 
13 is comprised of a squarewave generator 22, a 4-bit 10A is reduced in amplitude by voltage dividing resis- 
synchronous binary counter 23 and a 4-bit shift register tors 34 and 35, filtered through a resistor 36 and capaci- 
24. The squarewave generator drives the counter to tor 37, and limited by a diode 38 (which may in practice 
provide a divide-by-eight function, and the shift register be two or more in series, or a Zener diode, depending 
is clocked by the squarewave generator to shift the 50 on the logic one level required by NOR gates). Alterna- 
squarewave output of the counter through the register. tively, the signal fed back may be derived by a trans- 
The result is a pulse out of the counter of a duration former in the power stage, such as an auxiliary winding 
equal to four periods of the squarewave generator. on the power transformer. The sensed voltage of an 
Since the squarewave generator shifts this output pulse active converter is then rectified, filtered and limited to 
through four stages, the output lines A through D of the 55 provide the signal fed back. This alternative is pre- 
shift register will have phase-staggered pulses, each of a ferred, but the less expensive approach of a voltage- 
duration equal to four periods of the squarewave gener- dividing network and limiter connected directly to the 
ator successively phase displaced by one period of the output of the power stage shown in FIG. 5 would be 
squarewave generator as shown in FIG. 2. satisfactory. Still other techniques for deriving a condi- 
These four square waveforms phase-staggered by the 60 tioned signal indicative of an operating converter may 
shift register 24 permit operating the converters in a occur to those skilled in the art. 
multiphase or staggered sequence. That in turn makes it Should any one of the active converters fail, the oper- 
possible to increase the equivalent input current ripple ation indicative signal to the associated one of the NOR 
frequency by a factor of four while simultaneously de- gates and the NAND gate will go low. The output of 
creasing the ripple amplitude of the current from the 65 the NAND gate G5 will then go high to enable the gate 
input filter for the power stages. It therefore makes it 21 (FIG. 1). At the same time, the associated NOR gate 
possible to use much smaller capacitors in the power will have one input held low so that as the other input 
input filter. It also presents a problem in sensing the goes high, the output of the gate will go low. For exam- 
lator used in the system of FIG. 1. 
the modulator of FIG. 3. 
and module substituter in the system of FIG. 1. 
tem of FIG. 1. 
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ple, if the converter 10A fails, the signal AA becomes peaks at a moderately higher level (about 6.5 volts). The 
low (logic zero level) to drive the output of the NAND feedback signal K (V,-V,) will normally be between 
gate Gg high (logic one level). The signals BB, CC and these two levels, and the output of the comparator am- 
DD of active converters will be at the logic one level to plifier will be at either a high (1) or a low (0) logic level, 
hold the outputs of the NOR gates B, C and. D at the 5 low when the triangular waveform exceeds the feed- 
logic zero level. With the signal AA at the logic zero back and high at all other times. The duty cycle (pulse 
level, the signal A from the clock and phase shifter width) of the comparator amplifier output thus varies 
(FIG. 2) Will in effect be tmm&ed to the output of inversely proportional to the amplitude of the feedback 
NOR gate G6. Failure of a K ~ m W k r  will thus autmmti- signal, i.e., inversely proportional to the output voltage 
CallY gate a drive signal ofthe Proper Phase to the Pulse 10 V,. When V, drops, the pulse width increases, and as 
width ofthe Converter ~ o d u l e  10E to the output voltage increases due to wider output pulses 
substitute it in the phase position Of the failed module. from the pulse width modulator, the pulse width de- 
The function of the NOR gate alone is sufficient to creases. 
hold the spare converter inactive until one of the active of the pulse width mdula-  The low-level duty 
converters fails. The NAND gate G5 and the gate 21 in 15 tor applied to both NAND gates G8 and G9 (via the gate 
the spare converter 10E are included to prevent Satura- 21 in the case of the spare converter) turns both transis- 
tion Of the Push-pull transformer in the power stage and tors QI  and Qz on, to short out drive transformer TI, 
to hold the input to the driver ofthe Spare converter Off regardless of the output of the flip-flop. Current 
during the initial start-up time. When the power source is lim- 
11 is  first turned on, all of the feedback signals are low, 20 ited by resistor a when both transistors are on. Power 
lator Of the spare converter and activating the spare 
converter during the start-up period. To avoid that, the 
gate 21 has one input terminal connected to an RC 25 
network comprised of a resistor R1 and a capacitor CI as 
shown in FIG. 1. The voltage across the capacitor will 
initially be zero, and will increase toward +V (a volt- 
age derived from the unregulated power supply 
the logic one level). The gate 21 is thus held off for a 
period determined by the RC time constant of the resis- 
tor R~ and capacitor cl, Once the capacitor c1 is fully 
transmit the output of the pulse width modulator of the 35 
spare converter, but only when its other control input 
terminal connected to the gate Gg(F1G. 5) is at the logic 
one level. that manner, the RC network holds the 
gate 21 off during start-up, and the NAND gate G~ 
holds the gate 21 off during normal operation until there 
has been a failure of an active converter. The spare is 
then automatica~~y substituted in the phase position of 
whichever one of the converters failed as determined 
by the NOR gates GI  through G4. A NOR gate G6 What is claimed is: 
couples the output of whichever one of the NOR gates 45 1- In a system for delivering Power to a load from a 
GI  through G4is active to the pulse width modulator of SOurce through a plurality of active converter modules 
the spare converter. connected in parallel and controlled to operate in stag- 
A preferred embodiment of the invention employs F red  Phase by separate phase control signals applied to 
drivers of the circuit configuration shown in FIG. 6 respective active converter modules, apparatus for de- 
using two input gates Gs and G9 to control the cutoff 50 tecting the failure of any one Of said converter modules 
intervals of transistors Q1 and Qz in response to the and for substituting a parallel-connected Spare con- 
output of the pulse width modulator, Or the gate 21 in verter module in the phase position of the failed mod- 
the case of the spare converter 1OE. A flip-flop 39 ule, Comprising 
changes state in response to every pulse (leading edge) means for separately sensing the power output of each 
of the phase-staggered signal A, B, C or D, depending 55 of said active phase staggered converter modules to 
on which converter, and in the case of the spare con- produce separate signals indicative of the respective 
verter, depending upon which converter has failed. active modules operating to deliver power to said 
As noted hereinbefore, the regulating feedback error load, and 
signal is supplied to the non-inverting input terminal of a plurality of gating means, one for each active con- 
through the primary winding of transformer 
thus 
phase-staggered drive to the modu- either transistor is turned off. The flip-flop 39 
Of the gates to transmit the is delivered to the load only for the period during which 
that the transistors are turned off alternately in response 
to pulses from the pulse width Turning off 
transistors QI and Qz alternately induces pulses of alter- 
nate polarity in the secondary of the transformer TI to 
turn transistors Q3 and Q4 on alternately, thus coupling 
power from the source to the load through the power 
load is effected in the primary of transformer TI. Since 
this transformer is common to all drivers for basic 
switching converters or regulators, it is apparent that 
schemes as with a booster regu1ator, 
buck boost regu1ator Or buck regu1ator* 
particular embodiments Of the invention 
have been illustrated and described, it is recognized that 
modifications and variations may readily occur to those 
skilled in the art, and that the basic concept of the inven- 
tion may be practiced in still other forms. Consequently, 
it is intended that the claims be interpreted to cover 
such modifications and variations. 
through a voltage divider, if necessary, and limited to 30 stage* It can thus be Seen that Of power to the 
charged to the logic one level, the gate 21 is enabled to the present invention is readily adaptable to all power 
a Saturating differential amplifier (opirational amplifier 
operating open loop as a voltage comparator for maxi- 
mum gain on the order of about lO0,OOO). Since the 
other input is a periodically ascending and descending 
voltage (triangular waveform signal) synchronized with 
the flip-flop 35, a voltage comparison is made at twice 
the rate that either of the switching transistors Q1 and 
Q2is turned on. The triangular waveform signal rides on 
top of a DC level (about 5 volts) as shown in FIG. 4 and 
60 verter module, for coupling said separate phase 
control signals to said space converter module, 
each gating means associated with a separate active 
converter module being disabled by the operating 
indication signal of the associated module to trans- 
mit the phase control signal of the associated mod- 
ule, whereby failure of an active converter module 
enables its phase control signal to be applied to said 
spare converter module. 
65 
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2. A system as defined in claim 1 including apparatus converter modules while operating to convert 
for disabling said spare converter module from operat- power from said source to said load, 
ing while all of said active converter modules are oper- a plurality of two-input gates, one for each active 
ating comprising converter module, each of said gates having one 
means responsive to at least one signal condition for input terminal connected to receive a different one 
disabling said spare converter module, and of said phase control signals used for operation 
means for detecting the coincident presence of all of control of one of said active converter modules and 
said operation indication signals of said active con- its output terminal coupled to said spare converter 
verter modules, and for producing said one signal module in order to apply a particular phase control 
condition in response to the presence of all of said 1o signal thereto when the second input terminal 
operation indication signals, whereby said disabling thereof is not energized by a feedback signal from 
means holds said spare converter module inopera- an associated active converter module controlled 
tive until one of said operation indication signals by the particular phase control signal, whereby said 
fails to be present to produce said one signal condi- spare converter module is activated by application 
tion. of any one of said phase control signals through one 
of said two-input gates when not energized at its 
abling means is responsive to a second signal condition second input terminal by a feedback signal due to 
for disabling said spare converter module even in the failure of one of said active converter modules. 
presence of one ofsaid operation indication signals, said 6. The combination of claim 5 including means within 
disabling apparatus including for producing said said spare converter module for inhibiting its operation 
second signal condition for a predetermined period 20 in response to an inhibit Signal applied thereto, and 
following activation of said of power sufficient coincidence means for generating said inhibit signal in 
to allow all of said active phase-staggered converter response to coincidence of said feedback signals from all 
modules to reach steady operation. of said active converter modules, whereby operation of 
4. In a power supply system having a plurality of said spare converter module is inhibited until one of said 
converter modules connected in parallel between a 25 active converter 
of unregulated power and a load with regulating 7. The combination of claim 6 wherein said inhibiting 
means is further responsive to an initial delay signal, feedback to each converter module to maintain the said including for generating said 
output voltage of the paralleled converters substantially initial delay signal for a predetermined period upon constant, said converter modules being operated in a initially activating said converter modules by turning 
3. A system as defined in claim 2 wherein said dis- 15 
phase-staggered mode by phase from a 30 said power source on, thereby locking out said spare 
converter module while said active converter modules One phase for each converter 
begin to deliver power to said load sufficiently to gener- 
ate said feedback signals. said plurality of converter modules between said 8. The of claim wherein inhibiting 
power Source and said load, and connected to re- 35 means is comprised of a gate enabled when two control 
converter including means for enabling its opera- is comprised ofa NAND gate, one control termi- 
comprising terminal of said NAND gate and another control termi- 
separate means for producing a signal indicative of naI of said enable gate being connected to said initial 
the operation of each converter module in deliv- 40 delay signal generating means, and wherein said initial 
ering power to said load, delay signal generating means is comprised of a capaci- 
one Of said tor charged by said power source through a resistance 
operation hdication signals, and for Producing path, whereby coincidence of feedback signals from all 
said enabling signal when a failure is thus de- active converter modules must not be present and said 
tected, and 45 initial delay signal must be present in order for said gate 
a plurality of gating means, one for each Of said to be enabled. 
converter modules, each gating means being con- 9. The combination of claim 5 wherein each of said 
netted to both the Phase control signal of a differ- two-input gates in a NOR gate, and the output terminal 
ent c o ~ e r t e r  module and the operation indica- of each NOR gate is coupled to said spare converter 
tion signal of the different converter module for 50 module by a common NOR gate. 
inhibiting the transmission of the phase control 10. The combination of claim 9 including means 
signal to the spare converter mdule  in the Pres- within said spare converter module for inhibiting its 
ence of an operation indication signal, operation in response to an inhibit signal applied 
whereby, upon failure of any one of said converter thereto, and coincidence means for generating said in- 
modules, said spare module is enabled to operate 55 hibit signal in response to coincidence of said feedback 
under control of the phase control signal of the signals from all of said active converter modules, 
failed converter module. whereby operation of said spare converter module is 
5. In a system for detecting the failure of any one of a inhibited until one of said active converter modules 
plurality of converter modules connected in parallel, fails. 
between a power source and a load, and for activating 11. The combination of claim 10 wherein said inhibit- 
a spare converter module in place of the failed one, ing means is further responsive to an initial delay signal, 
where the active converter modules are controlled to said combination including means for generating said 
operate in staggered phase-by-phase control signals, initial delay signal for a predetermined period upon 
and said space converter module is connected in parallel initially activating said active converter modules by 
with said plurality of active converter modules, but is turning said power source on, thereby locking out said 
inactive for lack of a phase control signal applied 65 spare converter module while said active converter 
thereto, the combination comprising modules begin to deliver power to said load sufficiently 
to generate said feedback signals. 
module, the combination comprising 
a spare converter module connected in parallel with 
ceive Of said phase said spare terminals are energized by signals, and said coincidence 
tion in response to an enabling signal, said means rial of said enable gate being connected to the output 
means for detecting the of 
separate means for producing a feedback signal from 
power delivered to said load by each of said active * * * * *  
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